NetFPGA Programmable Networking for High-Speed Network Prototypes, Research and Teaching



Presented by: Andrew W. Moore (University of Cambridge)

CHANGE/OFELIA Berlin, Germany November 10th, 2011

http://NetFPGA.org





Tutorial Outline

- Motivation
 - Introduction
 - The NetFPGA Platform
- Hardware Overview
 - NetFPGA 1G
 - NetFPGA 10G
- The Stanford Base Reference Router
 - Motivation: Basic IP review
 - Example 1: Reference Router running on the NetFPGA
 - Example 2: Understanding buffer size requirements using NetFPGA
- Community Contributions
 - Altera-DE4 NetFPGA Reference Router (UMassAmherst)
 - NetThreads (University of Toronto)
- Concluding Remarks




Section I: Motivation





NetFPGA = Networked FPGA

A line-rate, flexible, <u>open networking</u> <u>platform</u> for teaching and research







NetFPGA consists of...

Four elements:

NetFPGA board



NetFPGA 1G Board

- Tools + reference designs
- Contributed projects
- Community



NetFPGA 10G Board





NetFPGA Board Comparison





NetFPGA 1G	NetFPGA 10G	
4 x 1Gbps Ethernet Ports		
4.5 MB ZBT SRAM 64 MB DDR2 SDRAM	27 MB QDRII-SRAM 288 MB RLDRAM-II	
PCI	PCI Express x8	
Virtex II-Pro 50	Virtex 5 TX240T	






NetFPGA board

Networking Software running on a standard PC

A hardware accelerator built with Field Programmable Gate Array driving Gigabit network links





Tools + Reference Designs

Tools:

- Compile designs
- Verify designs
- Interact with hardware

Reference designs:

- Router (HW)
- Switch (HW)
- Network Interface Card (HW)
- Router Kit (SW)
- SCONE (SW)



Contributed Projects

	Project	Contributor
	OpenFlow switch	Stanford University
More proje	Packet generator	Stanford University
	NetFlow Probe	Brno University
	NetThreads	University of Toronto
	zFilter (Sp)router	Ericsson
	Traffic Monitor	University of Catania
http://n		UMass Lowell





Community

Wiki

- Documentation
 - User's Guide
 - Developer's Guide
- Encourage users to contribute

Forums

- Support by users for users
- Active community 10s-100s of posts/week





International Community

Over 1,000 users, using 1,900 cards at 150 universities in 32 countries



UNIVERSITY OF



NetFPGA's Defining Characteristics

Line-Rate

- Processes back-to-back packets
 - Without dropping packets
 - At full rate of Gigabit Ethernet Links
- Operating on packet headers
 - For switching, routing, and firewall rules
- And packet payloads
 - For content processing and intrusion prevention

<u>Open-source Hardware</u>

- Similar to open-source software
 - Full source code available
 - BSD-Style License
- But harder, because
 - Hardware modules must meeting timing
 - Verilog & VHDL Components have more complex interfaces
 - Hardware designers need high confidence in specification of modules



Test-Driven Design

Regression tests

- Have repeatable results
- Define the supported features
- Provide clear expectation on functionality
- Example: Internet Router
 - Drops packets with bad IP checksum
 - Performs Longest Prefix Matching on destination address
 - Forwards IPv4 packets of length 64-1500 bytes
 - Generates ICMP message for packets with TTL <= 1
 - Defines how packets with IP options or non IPv4

... and dozens more ...

Every feature is defined by a regression test



Who, How, Why

Who uses the NetFPGA?

- Teachers
- Students
- Researchers

How do they use the NetFPGA?

- To run the Router Kit
- To build modular reference designs
 - IPv4 router
 - 4-port NIC
 - Ethernet switch, ...

Why do they use the NetFPGA?

- To measure performance of Internet systems
- To prototype new networking systems



Section II: Hardware Overview





NetFPGA-1G








Xilinx Virtex II Pro 50

- 53,000 Logic Cells
- Block RAMs
- Embedded PowerPC








Network and Memory

Gigabit Ethernet

- 4 RJ45 Ports
- Broadcom PHY
- Memories
 - 4.5MB Static RAM
 - 64MB DDR2 Dynamic RAM








Other IO

•PCI

- Memory Mapped Registers
- DMA Packet Transferring

•SATA

 Board to Board communication







NetFPGA-10G

- A major upgrade
- State-of-the-art technology







Comparison


NetFPGA 1G	NetFPGA 10G	
4 x 1Gbps Ethernet Ports	4 x 10Gbps SFP+	
4.5 MB ZBT SRAM 64 MB DDR2 SDRAM	27 MB QDRII-SRAM 288 MB RLDRAM-II	
PCI	PCI Express x8	
Virtex II-Pro 50	Virtex 5 TX240T	





10 Gigabit Ethernet

- 4 SFP+ Cages
- AEL2005 PHY
- 10G Support
 - Direct Attach Copper
 - 10GBASE-R Optical
 Fiber
- 1G Support
 - 1000BASE-T Copper
 - 1000BASE-X Optical
 Fiber





Others


• QDRII-SRAM

- 27MB
- Storing routing tables, counters and statistics

RLDRAM-II

- 288MB
- Packet Buffering
- PCI Express x8


 PC Interface
- Expansion Slot





Xilinx Virtex 5 TX240T


- Optimized for ultra high-bandwidth applications
- 48 GTX Transceivers
- 4 hard Tri-mode
 Ethernet MACs
- 1 hard PCI Express Endpoint







Beyond Hardware



- NetFPGA-10G Board
- Xilinx EDK based IDE
- Reference designs with ARM AXI4
- Software (embedded and PC)
- Public Repository (GitHub)
- Public Wiki (PBWorks)



NetFPGA-1G Cube Systems

- PCs assembled from parts

 Stanford University
 Cambridge University
- Pre-built systems available
 Accent Technology Inc.
- Details are in the Guide

http://netfpga.org/static/guide.html









PGH Berlin – November 10th, 2011

Rackmount NetFPGA-1G Servers






NetFPGA inserts in PCI or PCI-X slot

2U Server (Dell 2950)

> 1U Server (Accent Technology Inc.)

And a state of the second seco


Thanks: Brian Cashman for providing machine





Stanford NetFPGA-1G Cluster

Stanford NetFPGA Cluster (NFC)





Statistics

- Rack of 40
- 1U PCs with NetFPGAs
- Managed
- Power
- Console
- LANs
 - Provides 4*40=160 Gbps of full line-rate processing bandwidth






Section III: Network review






Internet Protocol (IP)








Internet Protocol (IP)








Basic operation of an IP router







Basic operation of an IP router







Forwarding tables

IP address 32 bits wide $\rightarrow \sim 4$ billion unique address

Naïve approach:

One entry per address

Entry	Destination	Port	
1	0.0.0.0	1	
2	0.0.0.1	2	- 4 billion entries
:	÷	÷	
2 ³²	255.255.255.255	12	

Improved approach:

FPGH


Group entries to reduce table size

Berlin – November 10th, 2011

Entry	Destination	Port
1	0.0.0.0 - 127.255.255.255	1
2	128.0.0.1 – 128.255.255.255	2
:	:	:
50	248.0.0.0 - 255.255.255.255	12




IP addresses as a line








Longest Prefix Match (LPM)








Longest Prefix Match (LPM)








Implementing Longest Prefix Match








Basic components of an IP router







IP router components in NetFPGA








Section IV: Example I






Operational IPv4 router























UNIVERSITY OF

SetFPGA Berlin – November 10th, 2011



Observing the routing tables



le Window Router Qui	ickstart											
Configuratio	n Statistics D	etails										
Router C	Configuration	1										
Interface Co	nfiguration									Load F	rom Fi	
	Port Number		MAC Address				IP Address					
			0 00:00:00:00:01:01				192.168.3.1					
			100:00:00:00:01:02 200:00:00:00:01:03				192.168.2.2					
			3 00:00:00:00:01:03				192.168.1.2 192.168.15.2					
		\$100.00	.00.00.01.04			15	2.100.	13.2				
Routing Tab	le									R	eset Ei	
Modified Inc	dex Destination IP A		NextHop IP A	. MACO	CPUO	MAC1	CPU1	MAC2	CPU2	MAC3	CPU;	
	0 192.168.15.0	255.255.2								~		
	1 192.168.14.0	255.255.2	192.168.3.2	~								
	2 192.168.13.0	255.255.2	192.168.3.2	~								
	3 192.168.12.0	255.255.2	192.168.3.2	~								
	4 192.168.11.0	255.255.2	192.168.3.2	~								
	5 192.168.10.0	255.255.2	192.168.3.2	~								
	6 192.168.9.0	255.255.2		~								
	7 192.168.8.0	255.255.2		V								
	8 192.168.7.0		192.168.3.2	V								
	9 192.168.6.0	255.255.2		~								
	10 192.168.5.0	255.255.2	192.168.3.2	V								
ARP Table										R	eset Ei	
Mo	dified	Index	IP A 0 192.168.3.2	Address					MAC Ac	Idress		
					0:00:00							
			1 192.168.15.1					:0d:01				
	<u> </u>		2 0.0.0.0				00:00					
			3 0.0.0.0				00:00					
			4 0.0.0.0				00:00					
			5 0.0.0.0				0:00:00 0:00:00					
			7 0.0.0.0									
		80.0.0					00:00:00:00:00:00 00:00:00:00:00					
			90.0.0.0				00:00:00:00:00:00					
			10 0.0.0.0			00:00:00:00:00:00						
		110.0.00				00:00:00:00:00:00						
			12 0.0.0.0				00:00					
			13 0.0.0.0			00.00	00:00	00:00				

- Columns:
- •Subnet address
- Subnet mask
- •Next hop IP
- •Output ports



Example 1

http://www.youtube.com/watc h?v=xU5DM5Hzqes





Review Exercise 1

- NetFPGA as IPv4 router:
- •Reference hardware + SCONE software
- •Routing protocol discovers topology
- Example 1:
- •Ring topology
- •Traffic flows over shortest path
- •Broken link: automatically route around failure





Section IV: Example II






- Internal Contention
- Congestion
- Pipelining





Buffers in Routers








Buffers in Routers

• So how large should the buffers be?

Buffer size matters


- End-to-end delay
 - Transmission, propagation, and queueing delay
 - The only variable part is queueing delay
- Router architecture
 - Board space, power consumption, and cost
 - On chip buffers: higher density, higher
 - Optical buffers: all-optical routers









Buffer Sizing Story




Why 2TxC for a single TCP Flow?



Continuous ARQ (TCP) adapting to congestion



Rule-of-thumb – Intuition








Small Buffers – Intuition


Synchronized Flows

- Aggregate window has same dynamics
- Therefore buffer occupancy has same dynamics
- Rule-of-thumb still holds.

Many TCP Flows

- Independent, desynchronized
- Central limit theorem says the aggregate becomes Gaussian
- Variance (buffer size) decreases as N increases






💔 CAMBRIDGE

G Berlin – November 10th, 2011

Tiny Buffers – Intuition

Poisson Traffic

• Theory. For Poisson arrivals tiny buffers are enough.



- Example: ρ = 80%, B = 20 pkts
 → loss < 1%
- Loss independent of link rate, RTT, number of flows, etc.
- Question. Can we make traffic look like Poisson when it arrives to the core routers?

Smooth Traffic

- Assumptions:
- Minimum distance between consecutive packets of the same flow;
- Desynchronized flows
- Random and independent start times for flows
- Under these assumptions traffic is be smooth-enough.
- In practice:
- Slow access links
- TCP Pacing





Buffer Sizing Experiments are Difficult

<u>Problem</u>

- Convincing network operators not easy
- Packet drops are scary
- Varying traffic (shape, load, ...) extremely difficult
- Tiny buffers: no guarantees on assumptions
 - i.e. slow access or pacing





Using NetFPGA to explore buffer size

- Need to reduce buffer size and measure occupancy
- Alas, not possible in commercial routers
- So, we will use the NetFPGA instead
- **Objective:**
 - Use the NetFPGA to understand how large a buffer we need for a single TCP flow.











Reference Router Pipeline

- Five stages
 - Input interfaces
 - Input arbitration
 - Routing decision and packet modification
 - Output queuing– Output interfaces
- Packet-based module interface
- Pluggable design






Extending the Reference Pipeline








Extending the Reference Pipeline



UNIVERSITY OF CAMBRIDGE

Enhanced Router Pipeline



Topology for Exercise 2

Recall:

NetFPGA host PC is life-support: power & control

So:






NetFPGA running

extended reference router

Example 2







NetFPGA as flexible platform:
Reference hardware + SCONE software
new modules: event capture and rate-limiting

Example 2: Client Router Server topology

- Observed router with new modules
- Started tcp transfer, look at queue occupancy
- Observed queue change in response to TCP ARQ

NetFPGA Berlin – November 10th, 2011




Section V: Community Contributions





Running the Router Kit

User-space development, 4x1GE line-rate forwarding



U5898#1




Altera-DE4 NetFPGA Reference Router

UMassAmherst

- Migration of NetFPGA infrastructure to DE4 Stratix IV – 4X logic vs. Virtex 2
- PCI Express Gen2 5.0Gbps/lane data
- External DDR2 RAM 8-Gbyte capacity.
- Status: Functional basic router performance matches current NetFPGA
- Lots of logic for additional functions
- Russ Tessier (tessier@ecs.umass.edu)






This provides a template for all NetFPGA 1G projects

http://keb302.ecs.umass.edu/de4web/DE4_NetFPGA/






Enhancing Modular Reference Designs



NetFPGA Berlin – November 10th, 2011

Usage #2

Creating new systems



Usage #3



NetThreads, NetThreads-RE, NetTM



Martin Labrecque Gregory Steffan

ECE Dept.


Geoff Salmon Monia Ghobadi Yashar Ganjali

CS Dept.

- •Efficient multithreaded design
- -Parallel threads deliver performance
- •System Features
- -System is easy to program in C
- -Time to results is very short



Soft Processors in FPGAs



Soft processors: processors in the FPGA fabric
User uploads program to soft processor
Easier to program software than hardware in the FPGA
Could be customized at the instruction level





75

NetThreads

Martin Labrecque <u>martinL@eecg.utoronto.ca</u>

NetThreads, NetThreads-RE & NetTM available with supporting software at:

http://www.netfpga.org/foswiki/bin/view/NetFPGA/OneGig/NetThreads

http://www.netfpga.org/foswiki/bin/view/NetFPGA/OneGig/NetThreadsRE

http://netfpga.org/foswiki/bin/view/NetFPGA/OneGig/NetTM





Section VI: What to do next?





To get started with your project

- 1. Get familiar with hardware description language
- 2. Prepare for your project
 - a) Learn NetFPGA by yourself
 - b) Get a hands-on tutorial






Learn by yourself







Learn by yourself








Learn by Yourself

Online tutor – coming soon!



Support for NetFPGA enhancements provided by redgate

etFPGA Berlin – November 10th, 2011




Get a hands-on tutorial







Get a hands-on tutorial







Section VII: Conclusion





Conclusions

- NetFPGA Provides
 - Open-source, hardware-accelerated Packet
 Processing
 - Modular interfaces arranged in reference pipeline
 - Extensible platform for packet processing
- NetFPGA Reference Code Provides
 - Large library of core packet processing functions
 - Scripts and GUIs for simulation and system operation
 - Set of Projects for download from repository
- The NetFPGA Base Code
 - Well defined functionality defined by regression tests
 - Function of the projects documented in the Wiki Guide



Acknowledgments

NetFPGA Team at Stanford University (Past and Present): Nick McKeown, Glen Gibb, Jad Naous, David Erickson, G. Adam Covington, John W. Lockwood, Jianying Luo, Brandon Heller, Paul Hartke, Neda Beheshti, Sara Bolouki, James Zeng, Jonathan Ellithorpe, Sachidanandan Sambandan, Eric Lo NetFPGA Team at University of Cambridge (Past and Present): Andrew Moore, Shahbaz Muhammad, David Miller, Martin Zadnik All Community members (including but not limited to): Paul Rodman, Kumar Sanghvi, Wojciech A. Koszek, Yahsar Ganjali, Martin Labrecque, Jeff Shafer, Eric Keller, Tatsuya Yabe, Bilal Anwer, Yashar Ganjali, Martin Labrecque

Kees Vissers, Michaela Blott, Shep Siegel






Special thanks to our Partners:

Ram Subramanian, Patrick Lysaght, Veena Kumar, Paul Hartke, Anna Acevedo

Xilinx University Program (XUP)



Other NetFPGA Tutorial Presented At:



CAMBRIDGE

FPGR Berlin – November 10th, 2011

Thanks to our Sponsors:

 Support for the NetFPGA project has been provided by the following companies and institutions



<u>Disclaimer:</u> Any opinions, findings, conclusions, or recommendations expressed in these materials do not necessarily reflect the views of the National Science Foundation or of any other sponsors supporting this project.

